

|                              |
|------------------------------|
| First Cap Layer<br><u>22</u> |
| Channel Layer<br><u>20</u>   |
| Substrate<br><u>10</u>       |

Figure 1A

|                              |  |                   |
|------------------------------|--|-------------------|
| Mask<br><u>30</u>            |  | Mask<br><u>30</u> |
| First Cap Layer<br><u>22</u> |  |                   |
| Channel Layer<br><u>20</u>   |  |                   |
| Substrate<br><u>10</u>       |  |                   |

Figure 1B




Figure 1C




Figure 1D




Figure 1E




Figure 2




Figure 3

|                                   |                           |                                   |
|-----------------------------------|---------------------------|-----------------------------------|
| Ohmic Contact<br><u>40'</u>       |                           | Ohmic Contact<br><u>40'</u>       |
| Additional<br>Layer<br><u>26"</u> |                           | Additional<br>Layer<br><u>26"</u> |
| Second Cap<br>Layer<br><u>24"</u> | Gate Contact<br><u>42</u> | Second Cap<br>Layer<br><u>24"</u> |
| First Cap Layer<br><u>22"</u>     |                           |                                   |
| Channel Layer<br><u>20'</u>       |                           |                                   |
| Buffer Layer<br><u>12</u>         |                           |                                   |
| Substrate<br><u>10'</u>           |                           |                                   |

Figure 4




Figure 5




Figure 6